

MUDLEY KNOX LIBRARY
NAVAL POSTGRADUATE SCHOOL
MONTEREY, CALIF. 93940









# NAVAL POSTGRADUATE SCHOOL Monterey, California



# **THESIS**

A DESIGN OF A HARD DISK INTERFACE FOR THE MICROPOLIS 1223-1

by

William Harold Brown

December 1981

Thesis Advisor:

M. L. Cotton

Special Distribution

T204549



A. TITLE (and Substitio)  A Design of a Hard Disk Interface for the Micropolis 1223-1  7. Author(a)  William Harold Brown  9. Performing organization name and address Naval Postgraduate School Monterey, California 93940  12. Report Date Naccession no.  3. Recipient's Cata Master's Thes December 1981 6. Performing org.  8. Contract or Gradient Area & Work unit Area & Work unit Naval Postgraduate School Monterey, California 93940	PERIOD COVERED 15: REPORT NUMBER
A Design of a Hard Disk Interface for the Micropolis 1223-1  A Design of a Hard Disk Interface for the Micropolis 1223-1  A December 1981  C PERFORMING ORG.  S. CONTRACT OR GRADINATE OF THE AREA & WORK UNITED OF THE AREA & WOR	IS: REPORT NUMBER
7. AUTHOR(*) William Harold Brown  9. PERFORMING ORGANIZATION NAME AND ADDRESS Naval Postgraduate School Monterey, California 93940  12. REPORT DATE	
William Harold Brown  Performing organization name and address  Naval Postgraduate School  Monterey, California 93940  12. Report Date	NT NUMBER(e)
Naval Postgraduate School  Monterey, California 93940  11. CONTROLLING OFFICE NAME AND ADDRESS  12. REPORT DATE	
Danashan 2003	IT, PROJECT, TASK T HUMBERS
Naval Postgraduate School	
Monterey, California 93940	5
14. MONITORING AGENCY NAME & ADDRESS(II dillorent from Controlling Office) 15. SECURITY CLASS.  Unclassified	(of this report)
ISA. DECLASSIFICATI	ON/DOWNGRADING
16. DISTRIBUTION STATEMENT (of this Report)	· <del></del>
Special Distribution	

17. DISTRIBUTION STATEMENT (of the abstract entered in Black 20, If different from Report)


IS. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse elde if necessary and identify by block number)

Hard Disk Interface, Micropolis Winchester Disk 1223-1

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This thesis develops an interface to the Micropolis 8 inch Winchester disk drive model 1223-1, using an Intel 80/20 single board computer as the programmed input output device. This system is part of the AEGIS modeling group at the Naval Postgraduate School.



#### Special Distribution

A Design of a Hard Disk Interface for the Micropolis 1223-1

by

William H. Brown
Lieutenant, United States Navy
B.S. Physics Auburn University, 1975

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL
December 1981



#### ABSTRACT

This thesis develops an interface to the Micropolis 8 inch Winchester disk drive model 1223-1, using an Intel 80/20 single board computer as the programmed input output device. This system is part of the AEGIS modeling group at the Naval Postgraduate School.



## TABLE OF CONTENTS

	INT	RODUC	T ION	•	• •	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	9
	A.	PURI	POSE	OF :	THIS	TI	HESI	S	•	•	•	•	•	•	•	•	•	•	•	•	9
	В.	ORG	ANIZA	TIO	N OF	TI	HIS	TH	ES	SIS	3	•	•	•	•	•	•	•	• :	•	9
II.	THE	MICE	ROPOL	IS	1223	3-1	WIN	CH	ES	TE	R	DI	SK		•	•	•	•	•	•	11
	A.	OVE	RVIEW	•	• •	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	11
	В.	THE	MICR	OPO	LIS	8-1	ENCE	i D	IS	K	DR	IV	E	•	•	•	•	•	•	•	12
	c.	THE	COMM	AND	s .	•		•	•	•	•	•	•	•	•	•	•	•	•	•	15
	D.	PAR	METE	R Al	ND I	ERI	MINA	TI	0 1	I B	YI	ES	;	•	•	•	•	•	•	•	19
	E.	BUS	PROT	<b>0C</b> 01	٠.	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	19
		1.	Gene	ral	Ope	rat	tion	ı	•	•	•	•	•	•	•	•	•	•	•	•	19
		2.	Host	I/O	) Pr	oto	oco1	•	•	•	•	•	•	•	•	•	•	•	•	•	21
	F.	MICE	ROPOL	IS :	INTE	RF	ACE	RE	QU	IR	EM	EN	TS	;	•	•	•	•	•	•	21
III.	THE	INTE	EL 80	/20	SBC	: .		•	•	•	•	•	•	•	•	•	•	•	•	•	30
	A .	SBC	CHAR	ACTI	ERIS	TIC	CS	•	•	•	•	•	•	•	•	•	•	•	•	•	30
	В.	SBC	INTE	RFAC	CE R	EQU	JIRE	ME	r n	S	•	•	•	•	•	•	•	•	•	•	31
		1.	The	825	5 PP	I C	per	at	ic	na	1	Su	n I	ar	Ā	•	•	•	•	•	31
	c.	THE	INTE	LLEG	C MD	SS	SYST	EM		•	•	•	•	•	•	•	•	•	•	•	36
IV.	THE	INTE	er fac	E DI	ESIG	n.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	39
	A.	HARI	WARE	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	39
		1.	T he	Mic	copo	lis	s122	3-	1	•	•	•	•	•	•	•	•	•	•	•	39
		2.	Inte	1 80	)/20	SE	вс	•	•	•	•	•	•	•	•	•	•	•	•	•	40
	В.	ELEC	TRIC	AL (	CONS	IDE	ERAT	'IO	NS	}							•				41



	C.	50 F	TW	AR.	E	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	44
		1.	I	ni	ti	ali	iza	ti	.on	an	ıd	₩ €	eri	lfi	Lca	ti	or	1	•	•	•	•	•	44
	D.	SOF	TW	AR	E :	rie	IIN	G	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	45
Ψ.	CONC	LUS	510	NS	A	ND	RE	CO	HMI	end	AT	·IC	N.	S.	•	•	•	•	•	•	•	•	•	51
	A.	INI	ER	P A	CE	DI	PF	IC	UL	rie	S	•	•	•	•	•	•	•	•	•	•	•	•	5 1
	В.	REC	COM	ME	N D	ATI	ON	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	52
APPENDI	X A	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	56
APPENDI	X B	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	71
LIST OF	REF	ERE	enc	ES			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	85
BIBLIOG	RAPH	Y	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	86
THITTAL	DTS	דכית	nn	ጥፐ	ON	T 1	· CTP																	97



# LIST OF TABLES

I.	Specification Summary
II.	Read Command Byte
III.	Parameter Bytes
IV.	Status Byte
٧.	Interface Signals
VI.	Port Definitions
VII.	Mode Definition Summary



# LIST OF FIGURES

2.1.	Disk Format	• • • •	• •	•	•	•	•	•	14
2.2.	Class Command Byte Coding		• •	•	•	•	•	•	18
2.3.	Host I/O Protocol			•	•	•	•	•	22
2.4.	Read/Write Protocol		• •	•	•	•	•	•	23
2.5.	Command Verify/Wait Status	Protocol	١.	•	•	•	•	•	24
2.6.	Host Interface Pinout			•	•	•	•	•	27
2.7.	Host Interface Bus Timing		• •	•	•	•	•	•	28
2.8.	Status Eyte Coding		•	•	•	•	•	•	29
3.1.	8255 Blcck Diagram	• • • •		•	•	•	•	•	33
4.1.	Interface Block Diagram .			•	•	•	•	•	42
4.2.	System Interface Pinout .		• •	•	•	•	•	•	43
4.3.	Electrical Interface	• • • •		•	•	•	•	•	48
4.4.	Calculated Pulse Timing .	• • • •		•	•	•	•	•	49
5.1.	Alternative Data Transfer P	rotocol			•				55



#### Acknowledgements

I wish to express my sincere appreciation to my advisors and the members of the AEGIS group. The assistance they provided was invaluable in the preparation and writing of this report. I would also like to thank my brillant and beautiful wife without whom I would be nothing. She always comforts and consoles, never complains or interferes and writes my acknowledgements.



#### I. INTRODUCTION

#### A. PURPOSE OF THIS THESIS

The interface formulated for the hardware described herein was developed to provide a Intel 80/20 single board computer controller for the Micropolis 1223-1 hard disk unit. This system along with the interface will be available for the ongoing AEGIS modeling project at the Naval Postgraduate School. Furthermore the experience of wiring and programming a disk interface with a single board computer gave the author an opportunity to learn first hand about microcomputer hardware and programming techniques required for such a project.

#### B. ORGANIZATION OF THIS THESIS

This thesis is organized into descriptions of the hardware involved and the software required for a working Winchester disk interface. Additional attention is paid to the modification of an operating system to accomodate the Micropolis hard disk drive. Chapter 2 is a brief introduction into disk drives such as the Micropolis 1223-1. The operating characteristics, bus protocol and interface requirements are discussed in detail. Chapter 3 is a



discription of the Intel 80/20 single board computer and it's interface capabilities, followed by a discussion of the Intel Microcomputer Developement System (MDS) and it's role in the interface construction. Chapter 4 covers the actual interface design used including modifications of the hardware and software to meet the bus protocol requirements for successful communications with the Winchester disk. this chapter will conclude with some recommendations concerning the implementation of the disk into the AEGIS modeling project. Chapter 5 pertains to some of the difficulties encountered and recommendations for future applications of the system in the AEGIS model. appendices contain the programs developed as part of this thesis for initialization and verification of the disk, and a read/write routine.



### II. THE MICROPOLIS 1223-1 WINCHESTER DISK

#### A. OVERVIEW

High performance, high quality, and large capacity hard disk drives are now a low cost reality for microcomputer systems. Most hard disks use Winchester media, head technology, and other modern techniques to achieve high density and high performance. The bottom line specifications for high volume storage units are cost, reliability, capacity, and data access time.

One of the most attractive reasons for using a Winchester disk over a floppy disk system is that of dramatically increased capacity. Whereas a typical double sided double density floppy disk stores a maximum of 1.6 Megabytes of data, the average midrange Winchester can hold almost 18 Megabytes. Accessing data on an 8-inch Winchester disk takes an average of 48.2 microseconds. Compare that with about 100 microseconds for a double density floppy disk. With a Winchester disk dirt, fingerprints, scratches, and medium surface interferences are almost nonexistant. Winchester units are completely sealed after having been manufactured under cleanroom conditions.




#### B. THE MICROPOLIS 8-INCH DISK DRIVE

The model 1223-1 consist of a Micropolis fixed disk drive with an integral controller board. The 1223-1 has the same overall dimensions as an industry standard 8 inch flexible disk drive, has compatable mounting and requires the same D.C. supply voltages. The controller provides full data transfer and control facilities in six standard sectoring arrangements and can be attached to the host computer through a simple bus-oriented interface.

The Micropolis model selected for the AEGIS modeling group has 3 disk with 5 data surfaces, 580 tracks per data surface and a formatted capacity of 35.6 Megabytes. Each disk has been preset at the manufacturer for 24 sectors at 512 bytes each sector. The controller has a single sector buffer mode for asynchronous transfers between host and controller. Full error checking and error recovery procedures are automatically performed. Error correction code (ECC) is provided to ensure high integrity. A specification summary can be seen in Table I.

The 1223-1 controller makes use of the track/sector format shown in Figure 2.1. Tracks are divided into a number of sectors which contain a fixed blocklength of user data.



The beginning of each sector is identified by a sector pulse from the disk drive. Each track contains one spare sector which at the time of initialization can be made to fall over a defictive area of the track.

The sectors are divided into an address field, a data field, and a trailing gap area. Data is recorded most significant bit first where bit 7 is the most significant and bit zero the least significant of each byte. The address field contains a unique track/sector address and associated information. This field is written during initialize commands only. The preamble synchronizes the read circuits. The address mark identifies the beginning of an address field. There are two cylic redundancy checks (CRC) bytes, conputed from the contents of the address mark and bytes 0-3 using the polynomial

$$x^{16} + x^{12} + x^{5} + 1$$

This polynomial catches all single and double errors, all errors with an odd number of zero bits, all burst errors of length 16 or less, 99.997% of 17 bit error burst, and 99.998% of 18 bit and longer bursts. [Ref. 1] Bytes 0 thru 3 contain the head, cylinder, and logical sector addresses. The data field contains user data for transfer to or from






Figure 2.1. Disk Format




## TABLE I

## Specification Summary

the host system. This data field contains the preamble, data mark, data, ECC, CRC, and postamble. The gap provides tolerance for disk speed variation.

#### C. THE COMMANDS

The command set is divided into three classes: (1) class one which is a nondata transfer, (2) class two command which transfers data from the controller to the host and (3) class



three command that transfers data from the host to the controller. Each data surface of the disk must be prerecorded with the desired format before normal use. The class one command or initialize command is used to initialize the tracks and verify the format. A user utility program is required to initialize then verify each track on the disk with the desired format. This program can be found in Appendix A. The class command byte coding can be seen in Figure 2.2. Bits 0 & 1 define the class, bits 2,3 and 4 are described in Figure 2.2, and bit 5 is not used. Bit 6 is the seek command and bit 7 sets the automatic retry.

The class two read command involves data transfers from the controller to the host. The class two command byte coding can also be seen in Figure 2.2. The four basic commands specified by bits 2 and 3 can be executed in a number of different modes depending on the value of bits 4-7. Table II provides a breakdown of the definitions of each bit of the class 2 command byte.

The write command or class 3 commands pertain to data transfers from the host computer to the disk controller. The class three command byte coding can be seen in Figure 2.2 Bits 4-7 have the same definitions as they did for the read



#### TABLE II

## Read Command Byte

Bits 0,102h. Class 2 code.
Bits 2,3Command code:
=1Correction. The contents
of the sector buffer undergo
a correction attempt.
=2Read with address check
override.
=3Normal read.
Bit 4Track. Selects logical or phy-
sical sector sequencing.
Bit 5Selects direct/buffered mode.
Bit 6Seek.
Bit 7Automatic retry override.

command byte. Bits 0.1 contain a 03H identifying the class command. Bit 2 selects the write or verify command. If bit 2 is equal to one it is the write command. Host data is transferred to the controller and is written onto the disk in the mode specified by bits 3-7. Automatic rewrites occur if bit 3 is a 1. If bit 2 equal 0 implies the verify command. Host data is compared byte-for-byte against data read from the disk. This command is normally used directly



CLASS 1

7 6 5 4 3 2 1 0

R S C M D O 1

T E O E

CMD= O DR. STATUS 4 INIT. TRACK
1 SEEK ONLY 5 VERIFY FORMAT
2 READ HEADER 6 INIT. & VERIFY
3 RESTORE 7 FAULT RESET

CLASS 2								
7	6	5	4	3	2	1	0	
R T O	SEEK	D I R T	T R A K	С	M D	1	0	
CMD CODE= 0 CORRECT								

1 READ WITH DCO 2 READ WITH ACO 3 NORMAL READ

	CLASS 3							
7	6	5	4	3	2	1	0	
R	S	D	T		W			
T	E	I	R	R	R			
0	E	R	A	A	I	1	1	
	K	T	К	W	T			

WRITE = 0 VERIFY 1 WRITE

Figure 2.2. Class Command Byte Coding



after a write command to verify that the data has been correctly recorded. Bit 3 fcr write commands is an automatic read-after-write process performed as each sector is written.

#### D. PARAMETER AND TERMINATION BYTES

The Micropolis Winchester disk requires six parameter bytes for transmitting address data. The six parameter bytes contain address and control infromation associated with each command. All parameter bytes must be transmitted to disk controller even though some may not be used. A brief description of each parameter byte can be seen in Table III.

The next byte to be presented is the termination status byte. This byte is made available by the disk controller at the end of each command, and contains an error code which identifies an error condition that may have occurred during the command. If zero, the command has been successfully completed; if non-zero the code value indicates the reason for termination.

#### E. BUS PROTOCOL

## 1. General Operation

A command on the Micropolis disk is initiated by writing a command byte to the control port, followed by the



#### TABLE III

## Parameter Bytes

six parameter bytes, described in the previous section, and a GO byte to the data port of the controller. The command bytes specifies the type of command, while the parameter bytes contain the associated address information. The GO byte causes the command to be executed and may contain any value. All eight bytes must be transmitted to the controller even though some are not used in certain commands. The use of the GO byte in the command protocol allows the host to ensure the controller has correctly received the command and parameter bytes prior to execution. As each of the command and parameter bytes is received by the controller it is copied into the controller's input buffer and made available to the host. When the GO byte is received, the controller goes busy and proceeds to execute the command. Data transfers between the host/controller/disk take place as required.



## 2. Host I/O Protocol

Figures 2.3,2.4,2.5 show the I/O bus protocol that must be performed by the host to successfully communicate with the controller. This may be implemented in any combination of hardware/software. The READ data and WRITE data transfer loops given in Figure 2.4 are implemented when the data transfers are performed by a relatively slow host (i.e., in programmed I/O mode by a microprocessor, for example). This protocol applies when transfers are performed in buffered mode.

## F. MICROPOLIS INTERFACE REQUIREMENTS

The host interface to the 1223 is made through a 34 pin edge connector. Pinouts and timing requirements are shown in Figures 2.6,2.7. The interface is structured around an 8 bit bidirectional bus and the three control signals WSTR, RSTR, and DATA. Information is output to either a control (command) or data port using write strobe(WSTR), and input from a control (status) or data port using read strobe(RSTR). DATA selects the port in use. These exchanges are controlled by the host making use of handshake flags in the status






Figure 2.3. Host I/O Protocol







Figure 2.4. Read/Write Protocol






Figure 2.5. Command Verify/Wait Status Protocol



#### TABLE IV

## Status Byte

Bit	0	.Input ready (	RDY) . Input	buffer
		contains a by	te for the ho	st.
Bit	1	Output ready	(ORDY). Host	may out-
		put a byte.		
Bit	2	Always=1		
Bit	3	(Reserved)		
Bit	4	CBUSY/	7	
Bit	5	DREQ	See Table	V.
Bit	6	OUT		
Bit	7	ATTN	)	

byte. The status byte is accessed by reading from the control port. It contains controller status information which coordinates the exchange of information with the host. The status byte coding can be seen in Figure 2.8 and the description of the individual bits are summarized in Table IV The interface signals described in Figure 2.6 are defined in Table V With the knowledge of the interface requirements presented in this section it is now necessary to look at the host computer and it's requirements for an interface.



## TABLE V

# Interface Signals

SEL	Selects the addressed disk controller
ENABLE	Normally held true. Used for program-
	med reset.
виѕо-7	Bidirectional tristate 8 line bus.
WSTR	Write strobe.
RSTR	Read strobe.
DATA	Selects the control or data port.
CBUSY/	Controller busy. Cleared when com-
	mand issued, set when command is
	terminated.
ATTN	Attention. Set true at the end of
	each command when CBUSY/ changes.
DR EQ	Data request. This flag requests the
	transfer of each byte of user data
	tc/from the controller.
0117	Specifies the direction of data transfer.



J10 CONNECT	O1 FOR PIN			
SIG GND NAME		NAME	DESCRIPTION	SOURCE
2	1	BUS7/	(most significant)	Host/Controller
4	3	BUS6/		
6	5	BUS5/	Bi- Directional	
8	7	BUS4/	Data Bus	
10	9	BUS3/	bus	
12	11	BUS2/		
14	13	BUS1/		
16		BUSO/	(least significant)	Host/Controller
15			(Reserved)	
18	17	ATTN/	Attention	Controller
20	19	DATA/	DATA/CONTROL SELECT	ноѕт
22	21	RSTR/	READ STROBE	ноѕт
24	23	WSTR/	WRITE STROBE	ноѕт
26	25	ENABLE	CONTROLLER ENABLE	ноѕт
28	27	SEL/	CONTROLLER SELECT	HOST
30	29	CBUSY	CONTROLLER BUSY	CONTROLLER
32	31	DREQ/	DATA REQUEST	CONTROLLER
34	33	OUT/	DIRECTION of DATA TRANSFER	CONTROLLER

Figure 2.6. Host Interface Pinout







Figure 2.7. Host Interface Bus Timing



STATUS BYTE

7	6	5	4	3	2	1	0
A T T N	0 U T	D R E Q	CBUSY		1	O R D Y	I R D Y

Figure 2.8. Status Byte Coding




## III. THE INTEL 80/20 SBC

#### A. SBC CHARACTERISTICS

For the purpose of this thesis the author feels a brief general description of the Intel 80/20-4 is in order. This is followed by a more in depth presentation of its I/O capabilities which will prove more useful in the actual interface design that follows.

The SBC 80/20-4 is a member of Intel's line of self-contained computers based on the powerful 8-bit n-channel MOS 8080A CPU. The SBC 80/20-4 is a complete computer system on a single 6.75 by 12 inch printed circuit board. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, interval timer, bus control logic and drivers all reside on the board. The 8080A has a 16 bit program counter which allows direct addressing of up to 64K bytes of memory. An external stack, located within any portion of memory, may be used as a last in/first out stack to store and retrieve the contents of the program counter, flags, accumulator and all of the six general purpose registers. A sixteen bit stack pointer controls the addressing of this external stack. Sixteen line address and



eight line bidirectional data buses are used to facilitate easy interface to memory and I/O.

A programmable serial communications interface using Intel's 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the board. The USART can be programmed by the system's software to provide virtually any serial data transmission technique presently in use. The 8251 provides full duplex, double buffered transmission and receive capability.

The SBC contains 48 programmable parallel I/O lines implemented using two Intel 8255 Programmable Peripheral Interface (PPI) devices. The software is used to configure the I/O lines in combinations of unidirectional input/output, and bidirectional ports. Therefore, the I/O interface may be customized to meet specified peripheral requirements. In order to take advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators.

## B. SBC INTERFACE REQUIREMENTS

# 1. The 8255 PPI Operational Summary

For the interface considerations presented in the preceding sections the disk controller dictates an 8 bit



bidirectional bus for data transfer. With this constraint in mind only the 8255 PPI need be discussed in detail.

The parallel I/O interface logic on the SBC 80/20-4 provides 48 signial lines for the transfer and control of data to or from the peripheral devices. Sixteen lines have a bidirectional driver and termination networks perminantly installed. The remaining thirty-two lines are uncommitted. Sockets are provided for the installation of active or passive driver/termination networks. The optional drivers and terminators are installed in groups of four by insertion into the 14 pin sockets. A basic block diagram of a single 8255 PPI can be seen in Figure 3.1. The two 8255 devices allow for a wide varity of I/O configurations.

The 8255 contains three 8 bit ports (A,B, and C).

All can be configured in a wide varity of functional characteristics as described in Table VI. The 8080 CPU dictates the operating characteristics of the ports by outputting control words to the 8255.

There are three basic modes of operation that can be selected by the system software. Mode zero is the basic input/output mode. Mode one is concerned with a strobed input/output while mode two is the bidirectional bus mode.






Figure 3.1. 8255 Block Diagram



#### TABLE VI

### Port Definitions

Port A....One 8 bit data output or input latched buffer.

Port B....One 8 bit data I/O latch buffer and data input buffer.

Port C....n25 8 bit data output latch buffer one 8 bit data input buffer. This port can be divided into two 4 bit ports under mode 2 operations.

A summary of the mode deffinitions and port configuration can be seen in Table VII. Due to the fact that the disk controller's requirement for an 8 bit bidirectional datalines it will only be necessary to discuss the mode 2 operation of the 8255 here.

The mode 2 bidirectional bus I/O configuration provides a means for communicating with a peripheral device or structure on a single 8 bit bus for both transmitting and receiving data. Handshaking signals as seen in Table VII are provided to maintain proper bus flow. Interrupt generation and enable/disable functions are also available. It is apparent from Table VII that mode 2 is only used in port A. Port C provides the five bit control port while port B can




TABLE VII

Mode Definition Summary

MODE 0			MODE 1		MODE 2	
	IN	CUT	IN	OUT	GROUP A ONLY	
PAO	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA2	IN	CUT	IN	OUT	BIDIRECTIONAL	
PA3	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA4	IN	CUT	IN	OUT	BIDIRECTIONAL	
PA5	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA6	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA7	IN	CUT	IN	CUT	BIDIRECTIONAL	
PBO	IN	CUT	IN	OUT		
PB1	IN	OUT	IN	OUT		
PB2	IN	OUT	IN	CUT		
PB3	IN	CUT	IN	OUT		
PB4	IN	OUT	IN	OUT		
PB5	IN	OUT	IN	OUT		
PB6	IN	OUT	IN	OUT		
PB7	IN	CUT	IN	OUT		
PC 0	IN	OUT	INTR(B)	INTR(B)	1/0	
PC 1	IN	OUT	IBF(B)	OBF (B)	1/0	
PC2	IN	CUT	STE(B)	ACK (B)	1/0	
PC3	IN	OUT	INTR(A)	INTR(A)	INTR(A)	
PC4	IN	OUT	STB(A)	1/0	STB (A)	
PC5	IN	OUT	IBF(A)	1/0	IBF (A)	
PC6	IN	CUT	1/0	ACK(A)	ACK (A)	
FC7	IN	OUT	1/0	OBF(A)	OBF (A)	




be used in mode 0 or 1. It should also be noted that both the inputs and outputs are latched. A high on the INTR (Interrupt Request) output can be used to interrupt the CPU for both input or output operations. The OBF (Output Buffer Pull) output will go low to indicate that the CPU has written data to port A. A low on the ACK (Acknowledge) input enables the tristate output buffer of port A to send out the data. A low on the STB (Strobed Input) indicates that data has been loaded into the input latch while IBF (Input Buffer Pull) output indicates that data has been loaded into the input latch. It might be pointed out at this time that all or none of the handshaking signals just presented can be used for the 80/20 to function properly.

#### C. THE INTELLEC MDS SYSTEM

The Intellec MDS was used in this thesis as the design center for the 80/20 SBC. The Intellec is a complete microcomputer design system that provides total support through the entire production design cycle. The MDS is also modular, which allows custom tailoring of systems.

The standard Intellec MDS system has four main components: (1) central processor, (2) frount panel control unit (3) a monitor module and (4) 16K RAM. The central processor



of the MDS system is an Intel 8080 with the capabilities as the SBC 80/20 discussed earlier. The processor was used to develope the software and provide a means of loading the interface programs into the 4K RAM of the SBC. Memory and I/O interface logic is also provided on the CPU module. The module drives a three state, 16 line address bus, which communicates with the external memory and I/O device decoding logic. A bidirectional, 8 line data bus provides the means for the actual data transfers. The CPU module can address up to 65,536 bytes of memory. The 16K RAM module provides the Intellec MDS system with 16,384K by 8 bit words of dynamic random access memory. There are four RAM modules used in the MDS utilized in this thesis, for a total of 64K RAM. The monitor module of the resident CPU was not used for the interface development but the monitor that resided on the SBC was used, therefore a brief description is in order. The monitor module enables the MDS system to have firmware storage for the monitor program and I/O interfaces with peripheral devices such as teletype, CRT, line printers, or paper tape readers. The monitor module can include 2048 by 8 bit words of ROM for storage of the system monitor program. The monitor program used on the SBC is



identical to the DDT(Dynamic Debugging Tool) program associated with Digital Research's CPM operating system. The monitor module in conjunction with a CRT for instance can be used to control the transfer of data, control, and status information between the SBC and it's associated I/O device. Here again it must be pointed out that the monitor of the MDS system was not used but the monitor on the SBC, which is identical, was utilized. The frount panal control module drives the INTERRUPT, RUN and HALT switches. This module served to provide a means of interrupting the execution of a program to allow the user to monitor the progress of the program or check the contents of the registers.



## IV. THE INTERFACE DESIGN

### A. HARDWARE

In the preceding chapters the characteristics and interface requirements for the hardware involved in this thesis was presented. In this chapter the author describes the actual interface used and the software developed to successfully communicate with the disk.

# 1. The Micropolis1223-1

The first consideration for building the hardware interface for the Micropolis disk was to determine which of the provided handshaking lines would be required to operate the system in the buffered mode. Using the descriptions provided in Figure 2.6 and Table V it is apparent that the signals which source is the host would be necessary for the disk controller to function properly, but those which source is the controller could be implimented in the software. Inotherwords, the signal lines ATTN, CBUSY, DREQ, and OUT are also flags in the status byte. These lines were provided for the flexibility of operating the disk in a environment. Inaddition, the only other lines required were the SEL and ENABLE lines. Using the definition of SEL from Table V this line was connected permanently to a +5V source



because there was no other disk controller in the system.

The ENABLE was used as a programmed reset at the beginning of each execution of a read or write command.

## 2. Intel 80/20 SBC

It was established in Chapter III that the SBC's PPI would be required to operate in mode 2 to satisfy the bi directional needs of the Winchester disk. Looking at the signals available at port C of the PPI in the mode 2 column of Figure 3.1 it is conveniant to utilize the three I/O lines PCO-PC2 to accommadate the WSTR, RSTR, and DATA lines. This is an obvious decission for two reasons. First of all port C in mode 2 can be divided into 2 four bit ports leaving port B available for mode 0 or 1 operations for the remaining control lines. Secondly, since PCO-PC3 belong to port C(L) it has an available socket (A4) which is ideal for the terminator network that is required by the disk; more on this later under electrical considerations. The remaining handshaking signals were specifically designed for a mode. Since the PPI was programmed for bidirectional bus transfer and operating in a buffered mode the output signals OBF, IBF were not needed. Likewise, since the SBC was the only device requiring access to the Winchester disk the INTR



line was not employed. The SBC does require 2 inputs for proper operation those being ACK, and STB. Using the description of RSTR in Chapter II it is the ACK signal required by the SBC. This implies that all that is necessary for this particular handshake is a feedback of RSTR to the SBC on every read command. The ENABLE line mentioned in the preceding section was designed as a reset taking it's inputs from port B at PBO and passing it through a termination device before connecting it to the disk controller. A basic block diagram of the data and handshaking lines can be seen in Figure 4.1 and the interface pinouts are described in Figure 4.2.

### B. ELECTRICAL CONSIDERATIONS

The 1223 requires the same D.C. supply voltages as an industry standard 8 inch flexible disk drive. The Winchester disk was mounted in a dual floppy disk frame. This was done with only a slight modification to the mounting brackets. The interfacing of the handshaking signals required buffer/driver gates with an open collector output. The DM7438 is a quad dual input NAND gate with the desired open collector feature which made it ideal for the control lines.







Figure 4.1. Interface Block Diagram



	ност	DIS	DISK		
FUNCTION	PORT	PIN#	FUNCTION	PIN#	
DATA (MSB)	PA7	34	DATA (MSB)	2	
DATA	PA6	36	DATA	4	
DATA	PA5	38	DATA	6	
DATA	PA4	40	DATA	8	
DATA	PA3	42	DATA	10	
DATA	PA2	44	DATA	12	
DATA	PA1	46	DATA	14	
DATA (LSB)	PAO	48	DATA (LSB)	16	
ENABLE	PBO	16	ENABLE	26	
SEL	PB1	14	SEL	28	
ACK	PB2 12 (F/B TO PC6)				
WSTR	PC0	24	WSTR	24	
RSTR	PC1	22	RSTR	22	
DATA	PC 2	20	DATA	20	
STB	PC4 (F/B t	22 PC4)		<b></b>	

Figure 4.2. System Interface Pinout

The electrical host interface used can be seen in Figure 4.3. The SBC 80/20 had the 8226 four bit parallel bidirectional bus drivers with their associated 1K pullup resistors installed. Also each line out of the SBC is




inverted as is the input of the disk controller eliminating any need for inverters in the data lines. The actual connection was achieved through a 34 pin flat cable attached to the disk controller edge connector J101.

#### C. SOFTWARE

## 1. Initialization and Verification

Each data surface of the disk must be prerecorded with the desired format before normal use. Three initialize commands are provided for this purpose. These commands can be reviewed in section C of Chapter II. This program can be seen in Appendix A. The initialize and verify program (INTVFY.ASM) combines the two commands INITIALIZE TRACK and VERIFY FORMAT into one command (19H). The flow diagram of Figure 2.3 was used to implement this user utility program, with some slight modifications. The decision loops at the bottom of the flow diagram for read and write commands were eliminated to prevent an accidential INTVFY being executed which would destroy any user data on the disk. This is some what redundant due to the fact that command echoing is used in the protocol to prevent just such errors. The intialize and verify routine does not envolve any data transfers between the disk controller and the host. The INTVFY program




parameter bytes fixed except the cylinder address bytes.

Once the single disk side is completed (approx. 18 sec) the user can change the head address parameter byte using the monitor on the SBC with the substitute (S) command and then restarting the program. The entire disk drive can be reformated in 5 minutes using this technique.

The read and write program is a variant from the INTVFY.ASM program in that it is comprised of a series of subroutines whereas INTVFY.ASM is a single string without any branching. Subroutines were written for the most frequently used modules such as IRDY, ORDY, STATUS, and CBUSY. This proved to be slower than ideal execution time due to the number of FUSH and POP commands that are enherant with subroutines. The read or write program (READRITE.ASM) can be seen in Appendix B.

### D. SOFTWARE TIMING

The execution of a controller command consists of three phases: initiation, execution, and termination. In the intiation phase, the controller decides the command specified by the host, verifies the validity of parameters and performs housekeeping functions necessary to execute the



command. In the execution phase, the requested functions are performed. In the termination phase, the controller performs post execution housekeeping and determines the termination status for the command.


An example of the software timing, as required by the delays specified in Figure 2.7, can be seen in the ORDY subroutine in Appendix B. The majority of the software timing involved an extensive use of the IN and OUT commands since the program is basically concerned with I/O data manipulation. By outputting a 02 hex to the SBC control port E6, in this example, the RSTR pulse is turned on at the control port (port C(L)). This followed with a 00 hex to the same port turns off the RSTR. The user is also reminded that anytime a read strobe control word is being pulsed that this is also pulsing the STB control line of the SBC. This latches in the the disk controller status byte which is then moved into the accumulator to mask the ORDY bit (bit 1 of status byte).


An example of writing a command byte to the command port can be seen in Appendix A. Using the timing diagram Figure 2.7 to write a command byte to the disk controller command port WSTR needs to be pulsed and the ACK to the SBC's 8226



must be turned on before pulsing and then off after strobing is completed. The pulsing sequence can be seen on line 70 of Appendix A. Here the command INTVFY is being sent to the disk controller's command port. The command is first latched into the SBC's data port (E4). The ACK line is next turned on at the SBC control port E5 followed by the strobing of WSTR. The sequence is completed by restoring the 8 DATA lines to the input mode by turning ACK off.

The next example is the writing of a parameter byte to the disk controller data port. This can best be demonstrated by looking at the PRAM1 module of the INTVFY program in Appendix A. For this particular case the parameter byte to be sent out contains all zeros. By using Table III this implies that the head and unit address is zero. The pulsing here is the same as it was in the preceding example except that the data control line of E6 is pulsed prior to the WSTR line pulsing and turned off upon completion of the WSTR pulse going low. This technique complies with the timing delays in Figure 2.7. The measured pulse delays are in agreement with Figure 4.4 which is the calculate values of the delays.





- 1. All signal lines are low true at the interface connector and high true into drivers and out of receivers.
  - 2. Interface signal levels are low= 0-0.4V@25mA.

    high= 2.5-5.0V@0mA
  - 3. Host provides 1K pullups on Bus 0-Bus7.
  - 4. 220/330 ohm terminators are installed in 1223 module.

Figure 4.3. Electrical Interface







Figure 4.4. Calculated Pulse Timing

When the disk controller has received and verified the command byte, six parameter bytes, and the GO byte the disk controller goes low and executes the command. The disk then transfers to or from the host 512 bytes of user data. This data is then stored in the buffer titled TABLE1 in the program in Appendix B. Upon completion of the data transfer the disk controller finishes up the termination phase by



issuing the termination status byte to the host computer. A breakdown of the termination status byte error codes can be seen in Reference 2.



## V. CONCLUSIONS AND RECOMMENDATIONS

From Chapter IV it would appear that the interface design was a clear and strightforward process. However, the author encountered several inconsistancies that made the job not so candid. The facts that the author was unfamiliar with the hardware and had very limited exposure to assembly language programming techniques compounded the task.

## A. INTERFACE DIFFICULTIES

One of the first difficulties encountered in the design phase of the interface was how to best utilize the large number of handshaking lines and to determine which ones would not be necessary for operations in the buffered mode. Too few of the lines had the same definitions or functions compounding the problem. The documentation provided for the SBC 80/20 was confusing caused mainly by the number of options, modes, and port definitions that are available. The documentation pertaining to the Micropolis disk was the author's biggest stumbling block. The manual refered to "track oriented" commands and "noraml commands". It took a number of hours of reading and rereading the manual in



conjunction with phone calls to the manufacturer to resolve the difference. It was at the last possible minute that the author was able to ascertain, from the manufacturer, a statement that the AUXILLARY STATUS bytes, which contain detailed drive and controller status information, was incorrect in the manual and that two revisions had been made to the text.

The MDS system provided additional hardware problems. At the outset of the project the SBC was being used on the double density MDS system. This being the only double density system at NPS a waiting list to use the system was necessary. Once a dedicated MDS system was assigned to the project the problem was traded for another. The second system is a single density version MDS which possessed the frustrating cronic habit of crashing the O/S and the directory once a week not to mention burning out the power supply. The author lost 8 hours a week just recovering from these failures and updating backup disks.

## B. RECOMMENDATIONS


One of the recommendations for future hard disk operations in the AEGIS modeling system would be to modify the system presented here to allow the disk to operate in



the DMA mode. This would require some hardware and software alterations to the present system.

The hardware changes would include making use of handshaking lines provided as four output lines of the disk controller namely: ATTN, CBUSY, DREQ, and OUT. These four lines could be connected to the A port of the second PPI on the SBC. Using port A would eliminate any need for adding drivers or terminator networks because they are already installed. Then by polling this port it would eliminate the need to read in the status byte after every transfer of a byte to check for flags. Two additional inputs would be required on the host computer side for OBF and IBF to prevent an overrun of data during transfers.

The read and write command software would need only a slight modification. The READ and WRITE flow diagrams presented in Figure 2.4 would be modified to conform to the flow diagrams in Figure 5.1. These read data and write data transfer loops would provide a general transfer protocol which is insensitive to sector length, number of sectors being transferred, and the speed of the host interface. In the direct mode, the host interface must provide for response to all data requests at disk speed.



Before the Micropolis disk can be fully implemented in the AEGIS modeling system it will require a Customized Basic Disk Operating System (CBIOS). The author had originally intended to include a CBIOS as an appendix to this thesis but was unable to do so because of the number of hardware failures of the MDS system.






Figure 5.1. Alternative Data Transfer Protocol



## APPENDIX A

ORG 3000H \* THIS IS A USER UTILITY PROGRAM TO INITIALIZE THEN VERIF EACH TRACK ON THE 1223 DISK WITH THE DESIRED FORMAT. INITIALIZE TRACK WRITES ENTIRE LENGTH OF CURRENT TRACK USING HEAD, CYLINDER, SECTOR SEQUENCING, AND SPARING INFORMATION CONTAINED IN THE ACCOMPANYING PARAMETER BYTES. DATA FIELDS CONTAIN 51H IN ALL DATA LOCATIONS. VERIFY FORMAT VERIFIES THAT THE TRACK IS CORRECTLY INITIALIZED BEADS FURTHER TRACK AND COMPANIES ACCURATIONS. THEN VERIFY\*
FORMAT. \* \* \* \* sk IALIZED READS ENTIRE TRACK AND COMPARES AGAINST ORIGINAL\* \* PATTERN. NOP NOP \* CLEAR ACCUM... ZERO OUT PRAM2 SUB STA PRAM2 STA PRAM3 ZERO OUT PRAM3 LOAD COUNTER INTO INTVFY: ADI 6 B REGISTER. MOV B, A ; B REGISTER. \*\*\*\*\*\*\* A OCOH ; PROGRAM 8255 TO MVI MODE CUT MODE 2. INITIALIZE A, 004H 0E5H MVI ACK/ OUTPUT ACK/ TO PT. OUT READ STATUS BYTE. IS CONTROLLER BUSY ....? \* A,002H 0E6H A,000H 0E6H :RSTR CMD TO CONTROL PORT MVI CBUSY 1: OUT MVI RSTR PULSE OFF OUT :READ STATUS WORD IN OE4H 010H 010H IS CBUSY OR FALSE TRUE ANI CPI CONTROLLER BUSY GO BACK .. JNZ CBUSY1 \* READ STATUS BYTE TO SEE IF OUTPUT BUFFER IS FULL .. \* \* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* ; RSTR CMD TO A,002H 0E6H IVE ORDY 1: CONTROL PORT. CUT A,000H 0E6H PULSE RSTR ON

OE4H 002H

002H

ORDY1

THEN OFF.

READ

: MASK

STATUS BYTE

: RETURN TO RSTR IF NO ORDY.

STATUS BYTE FOR ORDY.

MVI


OUT

ANI

CPI

JNZ

IN



LOAD COMMAND EYTE 1 INTO CONTROLLER FOR INITIALIZATION AND VERFICATION OF DISK...

\*

\*

\*

\*

\*

×

\*

\*

LOAD CMD PUT CMD 1 A 019H 0E4H MVI 1 CUT TO OUTPUT PT. A 000H 0E5H IVE TURN ACK/ ON OUT PORT B A,001H 0E6H A,000H 0E6H ; WSTR MVI CONT. WORD TO ACCUM. OUT PULSE WSTR ON PULSE WSTR OFF OUT A, 004H 0E5H :RESTORE ACK/ TO :B PORT MVI OUT

\*

\*

\*

\*

\*

CCMMENCE COMMAND VERIFY CF COMMAND BYTE BY READING STATUS BYTE...

\*

\*

RSTR CMD CMD PORT ON AND THEN OFF READ STA A 002H 0E6H ORDY 2: MVI OUT A,000H 0E6H MVI CUT OE4H IN STATUS BYTE 002H ANI : MASK ORDY2 002H CPI TRUE OR FALSE JNZ ORDY2 ĪS ORDY2

\* \*

PULSE RSTR CMD
TO CONTROL POR
TURN OFF
RSTR PULSE
READ STATUS BY
MASK IRDY 1 A,002H 0E6H IRDY 1: MVI CUT PORT A,000H 0E6H MVI OUT OE4H IN BYTE 00 1H ANI CPI 001H JNZ IRDY1 :IS IRDY1

COMPARE RECEIVED CMD BYTE WITH ORIG. PATTERN TO VERIFY CORRECTNESS. ERROR MSG 1 OUTPUT IF INCORRECT...

MVI A,004H : TURN DATA PULSE ON OUT OE6H : TO CONT. PT. NOP : TIME DELAY RSTR & DATA PULSE



```
OUT
                         0E6H
                                    :TO CONT.
                                               PT.
                                     TURN OFF R
TO CONT. P
TIME DELAY
                         A, 004H
0E6H
                 MVI
                                               RSTR ONLY
                 CUT
                                               PT.
                 NCP
                 MVI
                         A 000H
                                     TURN
                                           CFF
                                               DATA
                                                     LINE
                 CUT
                                    LOAD
MASK
TO O
                 IN
                         OE4H
                                           CMD
                                               BYTE
                                                     INTO
                                                          ACCUM.
                         019H
019H
                 ANI
                                          CMD
                                               TO VERIFY
                 CPI
                                     TO ORIGINAL WRITE OUT E
                                                  PATTERN
                         ERRMSG 1
                                                ERROR MSG.
***********************
  WRITE PARAMETER BYTE
                           1 CONTAINING HEAD ADD.
                                                                 *
                                                     AND OUTPUT
  TO DATA PORT ...
***********************
                 MVI
                         A 000H
                                    OUTPUT PARAMETER BYTE 1 WITH HEAD ADDRESS
                 OUT
                         A,000H
0E5H
A,004H
0E6H
                 MVI
                                     TURN ACK/ ON
                 OUT
                                     PORT
                 MVI
                                     TURN ON DATA LINE
                                    TORN ON DATA LINE
TO CONT. PT.
TIME DELAY
PULSE WSTR & DATA
OUT TO CONTROL PORT
TURN OFF WSTR ONLY
                 OUT
                 NCP
                 MVI
                         A,005H
0E6H
                 OUT
                         A,004H
0E6H
                 MVI
                                    TO CONT. PT.
                 CUT
                                     TIME DELAY
                 NOP
                                    TIME DELAY
ON THEN OFF...
                         A,000H
0E6H
A,004H
0E5H
                 MVI
                 OUT
                 MVI
                                    :RESTORE ACK/
                 OUT
                                     PORT B
********************************
                                                                 *
                                                                 *
          VERIFY FOR FIRST PARAMETER BYTE. . .
*********************
                                    RSTR CMD TO COMMAND PORT ON AND THEN OFF.
                         A, 002H
026H
                 HVI
                 ÖÜT
                         A,000H
0E6H
                 MVI
                                           OFF...
STATUS BYTE
                 CUT
                 IN
                         OE4H
                         002H
002H
                                    MASK
                                           ORDY 3
                 ANI
                 CPI
                                           OR FALSE
                                    TR
                 JNZ
                         ORDY3
                                        ORDY3
                                               ?...
*
                                                                 *
  IS THE DISK CONTROLLER READY FOR INPUT
                                             (IRDY)
************************
                                    PULSE RSTR CMD
                         A,002H
0E6H
                 IVE
                                                 PORT
                 OUT
                                    TURN OFF
                         A. 000H
                 MVI
```

\*

\*

PRAM 1:

CCMMAND

ORDY3:

IRDY2:

OUT

IN

\*

\*

\*

PULSE

STATUS BYTE

READ

0E6H

OE4H



ANI 00 1H : MASK IRDY2
CPI 00 1H :
JNZ IRDY2 : IS IRDY2?...

> TURN ON DATA LINE A,004H 0E6H MVI TO CONT. PT. OUT NOP TIME DELAY A,006H 0E6H A,004H 0E6H RSTR MVI & DATA PULSE OUT READ BACK PRAM1 OFF RSTR ONLY MVI TURN OUT TO CONT. PT. NCP TIME DELAY OFF STROBE
> PRAM1 INTO ACCUM...
> PRAM1 TO VERIFY MVI A,000H 0E4H TURN IN LOAD MASK PRAM1 TO VERIF WRITE OUT ERROR MSG IS THIS THE ANA JNZ ERRMSG2 CCR B А В 0 0 0 H LAST PARAMETER BYTE ?... MOV IF SO GO TO GO BYTE CPI JZ GOBYTE MCV OTHERWISE SAVE PRAM COUNT. B, A

> > \*

\*

WRITE PARAMETER BYTE 2 CONTAINING LSB OF CYL. ADD. AND OUTPUT TO DATA PORT. IF Pram 2 IS IN OVERPLOW COND-TION CARRY OVER TO Pram. BYTE 3 AND CONTINUE TO VERIFY.

\*

\*

\*

H.PRAM2 ; LOAD ADD. LXI PRAM2 IN HL REGS. A M OE4H MOV MOVE PRAM VALUE TO ACCUM... OUT :PUT PRAM2 TO OUTPUT PORT MOV D, A SAVE PRAM2 VALUE PUSH D ACK/ ON Ã,000Н 0Е5Н MVI PORT OUT A,004H 0É6H MVI ; TURN ON DATA LINE TO CONT. PT. OUT NOP PULSE ON THEN OFF A,005H 0E6H MVI ; DATA AND CUT A.004H TURN OFF WSTR ONLY MVI TO CONT. PT. OUT 0 E6 H DELAY NOP A,000H 0E6H WSTR TO MVI CONTROL CUT PORT A 004H RESTORE ACK/ MVI PORT OUT В

COMMAND VERIFY FOR SECOND PARAMETER BYTE ....

ORDY4: MVI A,002H :RSTR CMD. TO

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*



```
READ
                        OE4H
                  IN
                                            STATUS BYTE
                        002H
002H
                                      MASK ORDY 4
TRUE OR FALSE
IS ORDY4 ?...
                  ANI
                 CPI
                  JNZ
                        ORDY4
本文章水准章本章本章本章本章本章本章本章本章本章本章本章本章本章本章本章。
19
*
  IS THE DISK CONTROLLER READY FOR INPUT (IRDY) ?....
*
PULSE RSTR CMD
TO CONTROL PORT
TURN OFF
RSTR PULSE
READ IN STATUS
     IRDY3:
                 MVI
                        A,002H
0E6H
                 OUT
                        A,000H
0E6H
0E4H
                 MVI
                                           PULSE
IN STATUS BYTE
                 CUT
                                     : MASK
                                            IRDY
                  ANI
                        001H
                                                  3
                                           OR FALSE
                                      TRUE
                 CPI
                        001H
                  JNZ
                        IRDY3
                                         IRDY
**************************
*
                                                                   *
                                2 FOR VERIFICATION.....
  READ BACK PARAMETER BYTE
*************************
                        A 004H
026H
                                     TURN ON DATA LINE TO CONT. PT.
                 MVI
                 OUT
                                     TIME DEL
RSTR & D
READ BAC
TURN OFF
TO CONT.
                                      TIME DELAY
                 NCP
                 MVI
                        A,006H
0E6H
                                           & DATA PULSE
                                      READ BACK PRAM2
TURN OFF RSTR ONLY
                 OUT
                        A,004H
0E6H
                  HVI
                                                PT.
                 OUT
                                     TIME
                                      TIME
                                           DELAY
                 NOP
                        A .000H
                 MVI
                                            OFF
                                                STROBE
                 OUT
                        0 E4 H
                 IN
                                     :LOAD PRAM2 INTO ACCUM...
*COMPARE Pram. EYTE 2 WITH ORIGINAL VALUE AND INCREMENT * TRACK NUMBER OR IF CHECK FAILS SEND ERROR MSG. 3...
                                                                   *
GET PRAM2 VALUE COMPARE TO ORIGINAL
                  POP
                          D
                  CMP
JNZ
                           D
                                      SEND ERROR MSG. 3
CHG. TO NEXT TRACK
IF C FLAG SET GO TO CARRY ROUT
OTHERWISE STORE PRAM2...
                           ERRMSG3
                   INR
                  JZ
                          CARRY
                   MOV
                          M.A
                                      IS THIS THE LAST PARAMETER BYTE ?...
                  DCR
MOV
CPI
                          B
                          обон
Обон
                                       GO TO
                   JŽ
                          GOBYTE
                                              GO BYTE ..
                   MOV
                                      OTHERWISE SAVE PRAM COUNT.
                          B, A
CONTINUE
                   JMP
```

; COMMAND PORT.

: PULSE ON AND

THEN OFF. .

CUT

MVI

OUT

0 E 6 H A , 0 0 0 H O E 6 H



\* IS 3... \* THE CARRY ROUTINE IS UTILIZED IF Pram. BYTE 2 OVERFLOW CONDITION TO INCREMENT PARAMETER BYTE \* \* \* H, PRAM3 : INCREMENT ADD. TO CARRY: LXI PRAM3 AND INCREMENT IS THIS C A, M MOV ACCUM. INR PRAM3 IS THIS CYLINDER IF SO END INTYPY. CPI JZ 002H 579 ? . . EXIT MOV SAVE NEW PRAMS VALUE... M , A THE CONTINUE ROUTINE IS USED TO CONTINUE WITH VERIFY Cmd. \* THAT IS TRANSMIT PARAMETER BYTE 3... \* H, PRAM3 LOAD ADD. PRAM3 IN HL REGS. MOVE PRAM3 VALUE TO ACCUM. CONTINUE: LXI MOV A.M OE4H PUT PRAMS TO OUTPUT PORT OUT VOK D, A SAVE PUSH Ď PRAM3 VALUE A,000H 0E5H MVI ACK/ ON PORT OUT A,004H 0E6H TURN MVI ON DATA LINE TO CONT. PT. OUT TIME NCP DELAY A 005H MVI PULSE CN THEN OFF THE DATA TURN OFF AND CUT A,004H 0E6H IVE ONLY TO CONT. P TIME DELAY PT. CUT NOP A,000H 0E6H WSTR TO MVI CONTROL CUT RESTORE PORT A, 004H 0E5H MVI ACK/ OUT PORT В \* \* COMMAND VERIFY FOR THIRD PARAMETER BYTE .... \* RSTR CMD. A,002H 0E6H mVI ORDY5: COMMAND PORT OUT A,000H 0E6H MVI PULSE ON OFF. CUT THEN STATUS BYTE READ IN OE4H 002H 002H CRDY 5 ANI MASK OR FALSE CPI TRUE JNZ ORDY5 ORDY5 IS 

IS DISK CONTROLLER READY FOR INPUT (IRDY4) ? ...


\*

\*



```
MVI
                       A,002H
0E6H
   IRDY4:
                                  PULSE
                                        RSTR CMD
                                  TO CONTROL
                                              PORT
                MVI
                       A,000H
0E6H
                                  TURN
                                       OFF
                                       FULSE
IN STATUS
                OUT
                                  RSTR
                       ÕE4H
                IN
                                  READ
                                                 BYTE
                ANI
                       001H
                                  MASK
                                       IRDY4
                CPI
                       00 1H
                                  TRUE
                                       OR FALSE
                JNZ
                       IRDY4
                                  IS IRDY
                                             ?..
*************************
                             3 FOR VERIFICATION...
  READ BACK PARAMETER BYTE
                                                             *
0E6H
                MVI
                                  TURN ON DATA LINE
                                  TO CONT. P
TIME DELAY
RSTR & DAT
READ BACK
                OUT
                                            PT.
                NOP
                       A,006H
0E6H
                MVI
                                       & DATA PULSE
                                       BACK PRAM3
               OUT
                        004H
                MVI
                                  TURN
                       A 00
0E6H
                                       OFF RSTR ONLY
                                  TC CONT. P
               CUT
                                            PT.
                NCP
                       A,000H
0E6H
                MVI
                                  TURN
                                       OFF STROBE
                OUT
                                 : LOAD
                IN
                       OE4H
                                       PRAM3 IN ACCUM..
******************
          PRAM.
                      3
                        WITH ORIGINAL PATTERN AND CONTINUE
  COMPARE
                BYTE
                         OR TRANSMIT ERROR MSG.
                BYTE
   TO PARAMETER
                       4
***************
                                 PUT PRAM3 IN D REGS.
                POP
                       D
               CMP
                       D
                                  SEND ERROR
SAVE PRAM3
IS THIS THE
                       ERRMSG4
M, A
B
               JNZ
                                             MSG.
                MOV
                DCR
               MOV
CPI
JZ
                       А В ОН
                                  LAST
                                       PARAMETER BYTE
                                                      ?..
                                  IP SO
                                        BYTE..
                       GOBYTE
               MOV
                                  OTHERWISE
                       B, A
                                                 PRAM COUNT
CONTAINING STARTING SECTOR ADD. WILL ALWAYS BE ZERO...
      E PARAMETER BYTE 4
INITIALIZATION THIS
*
                                                            *
×
********************
                       A,000H
0E4H
                                 LOAD PRAM4 (START SECT.)
LOGICAL SECTOR ZERO
               MVI
               CUT
                       A OOOH
OESH
                                  TURN
                                       ACK/ ON
                MVI
                                  PORT
               OUT
                       A, 004H
0E6H
                HVI
                                  TURN ON DATA LINE
                                  TO CONT. PT.
               OUT
                                  TIME DELAY
PULSE WSTR &
                NCP
                       A,005H
0E6H
                MVI
                                               DATA
                                  TO COMMAND PORT
                CUT
                       A,004H
0E6H
                                  TURN OFF WSTR ONLY
TO CONT. PT.
                MVI
                CUT
```

;



NOP ; TIME DELAY A,000H 0E6H MVI TURN CFF PULSE TO COMMAND PORT RESTORE ACK/ CUT A, 004H 0E5H MVI CUT PORT \* \* CMD. VERIFICATION OF PARAMETER BYTE 4 BY READING \* STATUS BYTE ... \* \* \* A,002H 0E6H : RSTR CMD. ORDY6: MVI COMMAND PORT CUT A 000H MVI OFF... IN STATUS BYTE ORDY6 OUT THEN R EAD MASK TRUE 0E4H 002H 002H IN ANI UE OR FALSE ORDY6 ?... CPI JNZ ORDY6 IS ?... \* \* × IS DISK CONTROLLER READY FOR INPUT (IRDY5) ?... \* \* A 002H 0E6H A 000H 0E6H PULSE RSTR TO CONTROL TURN OFF IRDY5: MVI RSTR CMD OUT PORT MVI PULSE IN STATUS BYTE RSTR OUT 0 E4 H IN READ 001H IRDY5 ANI MASK UE OR FALSE IRDY5 ?... 001H TRUE CPI JNZ IS ?... IRDY5 \* READ BACK PARAMETER BYTE 4 FOR VERIFICATION... TURN ON DATA LINE A,004H 0E6H MVI TO CONT. P TIME DELAY RSTR & DAT OUT PT. NOP A 006H 0E6H MVI DATA PULSE READ BACK PRAM4 OUT A, 004H 0E6H TURN OFF RSTR ONLY MVI TO CONT. P PT. CUT NOP A,000H 0E6H TURN MVI OFF STROBE CUT OE4H LOAD PRAM4 IN \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* COMPARE PARAMETER TO PARAMETER BYTE BYTE 4 4 WITH ORIG. PATTERN AND CONTINUE\* TRANSMIT ERROR MSG.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*



ANA CCMPARE TO ORIG. VALUE ERRMSG5 PRINT ERROR MSG. JNZ IS DCR B абон Обон LAST PARAMETER BYTE MOV IF SO TO CPI JZ GOBYTE GÖ **GOBYTE** MOV OTHERWISE SAVE PRAM COUNT B, A \* \* \* WRITE PARAMETER BYTE 5 CONTAINING # OF SECTORS PROCESSED. FOR INITIALIZATION OF A COMPLETE TRACTHIS NUMBER WILL ALWAYS BE 00... TO BE \* TRACK A TIME\* \* \* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\* A,000H 0E4H A,000H 0E5H MVI : LOAD PRAM5 23D OUTPUT PORT OUT MVĪ CUT PORT TURN ON WSTR
TO CONI. PT.
TIME DELAY
PULSE WSTR AND DATA
TO COMMAND PORT A 004H 0E6H MVI OUT NOP A,005H 0E6H A,004H 0E6H MAI OUT TURN OFF WSTR ONLY MVI TO CONT. OUT PT. TIME DELAY
TURN OFF PULSE NCP A,000H 0E6H MVI TO CMD. PORT RESTORE ACK/ CUT A,004H 0E5H MVI CUT PORT В \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* \* VERIFICATION OF PARAMETER BYTE 5 BY READING \* START CMD. \* STATUS BYTE ... \* \* RSTR CMD TO A,002H 0E6H ORDY7: MVI CMD. PULSE FORT CUT A,000H 0E6H MVI ON THEN OFF... READ IN STAT.BYTE MASK ORDY7 OUT 0E4H 002H 002H IN ANI TRUE E OR FALSE ORDY7 ?.. CPI JNZ ORDY7 \* \* \* IS DISK CONTROLLER READY FOR INPUT ? .... \* \* PULSE RSTR CMD A, 00 2H 0E 6 H MVI IRDY6: OUT PORT A, 000H 0E6H TURN OFF MVI RSTR PULSE OUT READ STAT. IRDY 6 OE4H BYTE IN

001H

00 1H

IRDY6

ANI

CPI JNZ : MASK

TRUE FAL

FALSE



\* READ BACK PARAMETER BYTE 5 FOR VERIFICATION ... \* 宝

\*

TURN ON DATA LINE TO CONT. PT. A, 004H 0E6H MVI TO CONT. PT. OUT NOP RSTR & DATA PULSE A, 006H 0E6H MVI READ TURN TO CO BACK PRAMS OUT A,004H 0E6H TURN OFF RSTR ONLY MVI TO CONT. PT. TIME DELAY TURN OFF OUT NCP MVI A,000H 0E6H STROBE.. OUT IN OE4H LOAD FRAM5 ACCUM.

COMPARE PARAMETER BYTE 5 WITH ORIG. PATTERN AND CONTINUE\*
TO PARAMETER BYTE 6 OR XMIT ERROR MSG 6.. \*

\*

ANA ERRMSG6 JNZ DCR B MOV абон Обон CPI JZ GOBYTE MOV B, A

\*

\*

COMPARE TO PRINT ERR. IS THIS THE LAST PRAM B MSG. BYTE IF SAVE PRAM CT.

WRITE PRAM. BYTE 6 CONTAINING NORMAL/SPARED TRACK AND DEFFECTIVE SECTOR ADDRESS. NORMALLY NOT USED BUT MUST BE XMITTED ANYWAY. CONTAINS ALL ZEROS ....

\*

\*

A,024H 0E4H A,000H 0E5H MVI OUT IVE OUT A, 004H MVI CUT OE6H NOP A 005H 0E6H A 004H 0E6H MVI CUT MVI OUT NOP A,000H 0E6H MVI OUT A, 004H 0E5H MVI OUT PORT

; LOAD PRAM6 TO OUTPUT PORT PORT ; TURN ON WSTR TORN ON WSTR TO CONT. PT. TIME DELAY PULSE WSTR A DATA CMD. PT TURN OFF WST TO CONT. PT. TIME DELAY TIME DELAY
PULSE WSTR AND
DATA CMD. PT.
TURN OFF WSTR ONLY PT. TURN OFF PULSE CMD PORT TURN ACK/ ON

В

\* \*

\*



;	**	cajcaje aj	k ajk aj	***	*	**	3 <b>6</b> 2	k aje	**	E SIJE :	**	**	cajcaj	: ajt :	<b>**</b> :	**	**	k ak	**	t ak	<b>3</b> k 3	k ak	ak a	de sale	<b>3</b> (1)	k 26	ak a	<b>*</b> **:	ak a	k ak	* *	e aie ai	ı ak ak	**	i ak
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	****	COI REI	MM I	NC NG	E	SI	OI A	UU	A1 S	ID B	V Y T	E.	II.	710	CA	TI	01	N	OF	7	Pl	A R	A	ME	T	ER	I	3 Y	T	2	6	ВУ			****
, , , ,			01	RDY	8	•			MY OU MY CI Al CI	IIT III III III III III III III III III			A OF OF OF	0 6 0 6 4 2 2 2	02. H 00 H H H H H H	H			RCHIR	SMUHELARS	THE LS	R SE N O C E	CPOSOOD	MICH OR FF RI RI Y 8	TYF	TO 8 AL	B	T '	E						
• • • • • • • • •	* *	IS ***	נם	SK		CO	N	rR	CI	L	ER	B	EA	D:	Y	FO	R	I	n P	0	T	(	I	RI	Y.	7)	1	?.	•				**	**	***
,,,,				RDY					MV OU OU AM CI	ITITI			A OF OF OF	00	0 2 H 0 0 H H H H	Н			PITERMI	UOUSEAR	LS RI	E E O	NOPSIO	RST.FF	ST	R PT E US	CI	I D	•		•				•
	**	RE I	AD	BA	C	K	P!	R	AL	E!	ΓE	R	ВУ	T	E	6	1	FO	R	٧	Εŧ	RI	P:	IC	A:	rI	01	1.	•	•				**	
,,,,										ITPITTITI			A OF OF OF	000000000000000000000000000000000000000	0 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H H H			TTTRRTTTSL	UOISEUOIUTO	RI COMIT ALL COMING AL	NO R ON O E NO B	ON DEBC NO DEP	N I I I I I I I I I I I I I I I I I I I	D A A A A A A A A	ATPT APT PRESE	A RITE	L Q A M	LS 6 01	NE SE NL	Y	1.			
*	*	CC1 CO1	NTI	NU	E	T	0	G	Ö	B	X Y T	Ē	PC	R	E	ΧĒ	Ċi	JT.	Iŏ	N	10	F	IN .	ĪN	I	ΓÏ	ÀÏ	Ĭ	Z	T	ÎĊ	N.	• •		* *
•	~*	<i>-</i>	n agti al	· 4• 4•	aps ?	<b>₩</b>			CINC	IZRV	*****	4	02 EB	4 F	H HS(		~4	-	CPIL	O R	M E	PA TI H	R	E ER	T(R)	O O R H E	O I	RI	G.	•		LU		**************************************	*



\* \* OUTPUT GO BYTE TO DISK CONTROLLER. THE GO BYTE CAUSES COMMAND TO BE EXECUTED AND MAY CONTAIN ANY VALUE. FOR \* THE\* SIMPLICITY THE GO BYTE WILL BE FFH .... \* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* A, OF FH OE 4 H A, OOOH OE 5 H LOAD GO BYTE TO OUTPUT PORT TURN ACK/ ON GOBYTE: MVI OUT MVI OUT PORT A 004H 0E6H MVI TURN ON WSTR TO CONI. PT. CUT NOP TIME DELAY PULSE WSTR AND DATA TO CMD. PT. TURN OFF WSTR ONLY TO CONT. PT. A,005H 0E6H A,004H 0E6H MVI TUO OUT TIME DELAY
TURN OFF PULSE
TO CMD. PT.
RESTORE ACK/ NOP A,000H 0E6H A,004H MVI OUT MVI ÖE5H OUT PORT В \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* THE WAIT STATUS MODULE IS USED TO READ BACK TERMINATION BYTE. TERMINATION STATUS IS ACCESSED BY READING FROM THE CONTROLLER DATA PORT IN RESPONSE TO ATTN TRUE, USIN THE TERMINATION PROTOCOL... \* \* \* \* \* TRUE, USING\* \* RSTR CMD. A,002H 0E6H CBUSY 2: MVI PT. OUT A,000H 0E6H MVI STROBE OFF .. OUT OE4H IN READ STATUS BYTE IS CBUSY TRUE 010H ANI OR PALSE 010H CPI CONTROLLER BUSY GO BACK. CBUSY2 JNZ READ STATUS BYTE TO SEE IF INPUT BUFFER READY ? (IRDY8). \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* A,002H 0E6H A,000H 0E6H 0E4H PULSE RSTR CMD. TC CONT. PT. TURN OFF IRDY 8: MVI OUT

_	
-	
-0	

00 1H

001H

IRDY8

RSTR

READ

: MASK

PULSE

IRDY8

:IS IRDY8 ?

STATUS BYTE

MVI

OUT

ANI

CPI JNZ


IN



ERRMSG 1: START1:	HUTPUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUT	A 004H	TURN ON DATA LINE TO CONT. PT. TIME DELAY PULSE RSTR & DATA TO CONT. PT. TURN CFF RSTR ONLY TO CONT. PT. TIME DELAY TURN OFF RSTR & DATA READ IN TER. STAT. BYTE MASK TER. STAT. FOR ERROR PRINT ERROR MSG. RETURN TO BEGINNING
ERRMSG2: START2:	LXI MVI MOV CALL DCR JZ INX JMP	H, ERROR2 B, 33D D, M CÓNOUT B EXIT H START2	
ERRMSG3: START3:	LXI MVI MOV CALL DCR JZ INX JMP	H, ERROR3 B, 33D CONOUT EXIT H START3	
ERRMSG4: START4:	LXI MVI MOV CALL DCR JZ INX JMP	H, ERROR4 B, 33D D, M CONOUT B EXIT H START4	
ERRMSG5:	LXI	H, ERROR5 B, 33D	



```
STARTS:
                       VOM
                                  D,M
                       CALL
                                  CONOUT
                      DCR
JZ
                               EXIT
                       INX
                       JMP
                                ST ARTS
                                H, ERROR6
B, 33D
D, M
CONOUT
     ERRMSG6:
                      LXI
                       MVI
     START6:
                      MOV
                      CALL
                      DCR
JZ
                                  B
                               EXIT
                      INX
JMP
                                H
                                  START6
                                H, ERROR7
B, 33D
D, M
_CONOUT
     ERRMSG7:
                      LXI
                      MVI
                      VOM
     START7:
                      CALL
                      DCR
                                B
                      JZ
                                  EXIT
                      INX
                                H
                      JMP
                                 START7
                      MOY
MVI
LXI
                                H, ERROR8
B, 34D
D, M
     ERRMSG8:
                                 D.M.
CONOUT
     START8:
                      CALL
                      CCR
                                 В
                      JZ
                                 EXIT
                      INX
                                 H
                      JMP
                                 START8
     EXIT:
                      NOP
                      NOP
LXI
MVI
                                H, COMP
B, 33D
D, M
CONOUT
                      MOV
     START9:
                      CALL
                      DCR
                      JZ
                              PINISH
                      INX
                                H
                      JMP
                                 START9
     CONOUT:
                      IN
                              OEDH
                                00000001B
                      ANI
                      CPI
JNZ
                                CONOUT
                      MOV
                                 A D
OÉCH
                      RET
     PRAM2:
PRAM3:
ERROR1:
                DB
                      0
                DB
                      0
                    *COMMAND BYTE RECEIVED IN ERROR..., ODH, OAH
                DB
     ERROR2: DB 'PRAM1 BYTE RECEIVED IN ERROR...', ODH, OAH
;
     ERROR3: DB 'PRAM2 BYTE RECEIVED IN ERROR...', ODH, OAH
     ERROR4: DB 'FRAM3 BYTE RECEIVED IN
                                                     ERROR... , ODH, OAH
```



ERROR5: DB 'PRAM4 BYTE RECEIVED IN ERROR...', ODH, OAH ; ERROR6: DB 'PRAMS BYTE RECEIVED IN ERROR...', ODH, OAH ; ERROR7: DB 'PRAM6 BYTE RECEIVED IN ERROR...', ODH, OAH ; ERROR8: DB 'TERMINATION STATUS BYTE ERROR...', ODH, OAH

COMP: DB 'THIS COMPLETES INTVFY OF DISK...', ODH, OAH

FINISH:

NOP NOP RST 1 ; END INTVFY PGM.



## APPENDIX B

\*

\*

\*

ORG 3000H

\*

\*

THIS IS A SUBRCUTINE TO EITHER READ OR WRITE MICROPOLIS 1223-1 HARD DISK DEPENDING ON THE BYTE. IF THE COMMAND BYTE IS A 4EH IT IS A R MAND OR 47H FOR A WRITE COMMAND.... TO THE COMMAND

> NO P NO P

INITIALIZE CONDITIONS BY PROGRAMING 8255 TO MODE CLEARING ACCUMULATOR, SETTING ACK, ON AND SETTING PARAMETER COUNTER TO 6...

READRITE:

A 00 1H 0E5H MVI OUT SUB 6 ADI E, A A, OC OH OE 7 H A, OO 5 H OE 5 H MOV MVI CUT MVI CUT

SET DISK CONTROLLER CLEAR ACCUM. LOAD PRAM CT. PGM. MODE TURN 8255 TWO ON ACK/

\* \*

\* \*

\*

\* \*

sk

READ STATUS BYTE AND MASK TO SEE IF DISK CONTROLLER IS NOT BUSY (CBUSY=1). FOLLOW BY CHECKING TO SEE IF HOST MAY SEND COMMAND BYTE (ORDY=1) ....

\*

CBUSY CALL CALL ORDY

; IS CONT. BUSY? READY FOR CMD?

PORT

В

LOAD READ CR WRITE COMMAND BYTE INTO DISK CONTROL PORT.\* \*

\*

H, CMD LXI VOM A M OÉ4H OUT DA MOV PUSH A,001H 0E5H A,001H MVI OUT

MVI

ADD. OF CMD BYTE MOVE CMD TO ACCUM. PUT CMD TO OUT FT. SAVE ORIG. SAVE CMD. BYTE TURN ACK/ ON PORT B :STROBE RSTR ON



```
OUT OE6H :TO CONT. PT.

MVI A,000H :WSTR OFF
OUT OF6H :TO CONT. PT.

MVI A,005H :RESTORE ACK/ ON
OUT OE5H PORT B
```

\*

\*

\*

\*\*

\*

COMMENCE COMMAND VERIFICATION BY READING STATUS BYTE FOR ORDY & IRDY...

\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

\*

\*

\*

CALL ORDY : READY FOR CMD?
CALL IRDY : CMD READY FOR READ BACK

COMPARE RECEIVED COMMAND BTYE WITH ORIGINAL PATTERN TO VERIFY CORRECTNESS...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

A,004H 0E6H TURN DATA PULSE ON TO CONT. PT. MVI OUT A,006H 0E6H MVI DATA TO CONT. PT.
TURN OFF RSTR ONLY
TO CONT. PT. OUT A 004H 0E6H MVI OUT A,000H 0E6H IVH TURN OFF DATA TO CONT. PT. OUT READ IN CMD. OE4H IN LOAD ORIG. POP IN D COMPARE COMMANDS FAIL? PRINT MSG D 1 ERRMSG 1 JNZ SAVE PUSH D FOR RD WR DECISION

WRITE PARAMETER BYTE 1 CONTAINING HEAD ADDRESS AND OUTPUT TO DATA PORT...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

LOAD ADD. OF HEAD PRAM1 VALUE TO ACCUM. OUTPUT PRAM1 TO DATA PT. H, PRAM 1 LXI A M O E 4H MOV OUT SAVE PRAM 1 BYTE ON STACK £ A MOV D PUSH MVI A 00 1H 0 £5H TURN PORT B TURN ACK/ ON OUT TURN ON DATA LINE
TO CONT. FT.
STROBE WSTR ON
TO CONT. PT.
TURN OFF WSTR ONL
TO CONT. FT.
TURN OFF DATA LIN
TO CONT. PT.
RESTORE ACK
FORT BARA A 004H 0 £6H MVI OUT A,005H 0E6H MVI OUT A,004H 0E6H WSTR ONLY MVI PT. DATA LINE OUT A 000H MVI OUT A 005H MVI PORT B... OUT



COMMENCE PARAMETER 1 VERIFICATION BY READING STATUS BTYE FOR ORDY & IRDY..

\*

\*\*

\*

\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

主

宝

\*

\*

\*

\*

\*

CALL ORDY : HOST MAY SEND FRAM2 CALL IRDY : PRAM READY TO READ BACK

READ BACK PARAMETER BYTE 1 FOR VERIFICATION ...

TURN ON DATA STROBE A 004H 0E6H MVI OUT A,006H 0E6H TURN ON RSTR MVI DATA PT. RSTR ONLY PT. OUT TO CONT. TURN OFF RST TO CONT. PT. TURN OFF DAT TO CONT. PT. LOAD PRAM1 A LOAD ORIG. P A,004H 0E6H MVI OUT A,000H MVI DATA STROBE OUT IN POP CMP ACCUM. PRAM1 0 E4H D IN CCMPARE PRAMS FAILED? PRINT D JNZ ERRHSG2 MSG. DCR PRAM COUNT LAST PRAM END PGM. DCR B JZ GOBYTE

\* WRITE PARAMETER BYTE 2 CONTAINING LSB OF CYLINDER
\* ADDRESS AND OUTPUT TO DATA PORT. IF PARAMETER 2 IS
\* IN OVERFLOW CONDITION CARRY OVER TO PARAMETER BYTE 3
\* AND CONTINUE WITH EXECUTION...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

LOAD ADD. PRAM2
MOVE PRAM2 VALUE
TO OUTPUT PORT
SAVE PRAM2 H,PRAM2 A,M OE4H LXI MOV OUT MOV D, A D VALUE IN STK. PUSH A,001H 0E5H A,004H 0E6H TURN MVI ACK PORT OUT MVI TURN ON DATA LINE TO CONT. PT. TURN ON DATA OUT A,005H 0 E6H MVI & WSTR TO CONT. TUO PT. TURN OFF WSTR ONLY A,004H 0E6H TO CONT. TURN OFF PT. OUT A 000H DATA STROBE MVI TO CONT. ÕÙT PT. RESTORE ACK MVI 005H A, 00 0 E5H PORT OUT В

COMMENCE COMMAND VERIFY FOR PARAMETER BYTE 2...



\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

READ BACK PARAMETER BYTE 2 FOR VERIFICATION... 

\*

\*

\*

\*

\* \*

TURN ON DATA STROBE TO CONT. PT. A,004H 0E6H MVI OUT A,006H 0E6H MVI TO CONT. PT. OUT A,004H 0 E6H MVI TURN OFF RSTR ONLY TO CONT. OUT PT. A 000H MVI TURN DATA OFF TO CONT. PT. OUT :LCAD IN PRAM2 IN OE4H

COMPARE PARAMETER BYTE 2 WITH ORIGINAL VALUE. CHECK FAILS PRINT ERROR MSG. 3...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

ϫ

\*

\*

\*

\*

GET PRAM2 VALUE
COMPARE TO ORIG.
FAILED? SEND MSG.
CHG. TO NEXT TRACK
OVERFLOW TO PRAM 4
OTHERWISE SAVE PRAM2 POP D CMP D JNZ ERRMSG3 INR A JC CARRY MOV M, A THIS LAST P SO END PGM. B PRAM? DCR IS IF JZ GOBYTE CONTINUE OTHERWISE JMP CONTINUE


\* \* THE CARRY ROUTINE IS UTILIZED IF PARAMETER BYTE 2 IS IN OVERFLOW CONDITION TO INCREMENT PARAMETER BYTE

\*

LOAD ADD. PRAM3
PRAM VALUE TO ACCUM.
INCREMENT PRAM3
IS THIS TRACK 579
IF SO END PGM.
SAVE NEW PRAM3 BYTE LXI MOV CARRY: H,PRAM3 A, M INR CFI JZ 002H EXIT MOV M. A

THE CONTINUE ROUTINE IS USED TO CONTINUE WITH READ WRITE COMMAND. THAT IS TRANSMIT PARAMETER BYTE 3

; LOAD ADD. PRAM3 CONTINUE: LXI H,PRAM3 MOVE PRAM3 VALUE MOV A,M



```
OUT
             OE4H
                      : PUT PRAM3 OUTPUT PT.
                      SAVE PRAM
       MOV
              D, A
                                  3
       PUSH
                       BYTE
             D
             A 00 1H
0 E5H
                      TURN ACK
       MVI
                                ON
       OUT
                      PORT B
                     TURN ON DATA STROBE
             A 004H
0E6H
       IVM
                     TO CONT. PT
       OUT
                     TURN ON WSTR &
             A,005H
0E6H
       MVI
                                    DATA
                     TO CONT.
      TUO
                               PT
                     TURN OFF
TO CONT.
TURN OFF
             A 004H
0 E6H
                               WSTR ONLY
       OUT
                               PT,
DATA STROBE
             A,000H
0E6H
       MVI
       OUT
                               PT.
             A 005H
       MVI
                      RESTORE
       OUT
                      PORT
                           В
******************
                                                        *
  COMMENCE VERIFICATION OF PARAMETER BYTE
                                          3. . . .
; HOST MAY SEND PRAM
      CALL
              CRDY
                       PRAM3 READY FOR READ BACK
      CALL
               IRDY
*****************
                                                        *
 READ BACK PARAMETER BYTE
                           3 FOR VERIFICATION ...
                                                        *
TURN ON DATA LINE
             A,004H
0E6H
      MVI
                     TO CONT. PT.
TURN ON RSTR & DATA
TO CONT. PT.
TURN OFF RSTR ONLY
TO CONT. PT.
TURN OFF DATA LINE
      OUT
             A 006H
       OUT
             A,004H
0E6H
       MVI
      TUO
             A,000H
0E6H
                      TO CONT.
       OUT
                               PT
                              PRAM3
             0 E4H
       IN
COMPARE PARAMETER BYTE 3 WITH ORIGINAL PATTERN AND CONTINUE TO PARAMETER BYTE 4 OR PRINT ERROR MSG. IF CHECK FAILS...
                                                        *
PUT ORIG, PRAM3 IN COMPARE TWO VALUES FAILED? PRINT MSG.
      POP
             D
       CMP
              D
       JNZ
             ERRMSG4
                                    VALUE
                       SAVE PRAM
       YOM
             M, A
                       DCR PRAM COUNT
              B
       DC R
                       IS THIS THE LAST PRAM?
             GOBYTE
       JZ
**********************
                                                        *
                       4 CONTAINING STARTING SECTOR
  WRITE PARAMETER BYTE
```

\*

\*

\* \*

\*

ADDRESS ...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* 75



```
H,PRAM4
                        ; LOAD ADD.
LXI
                                         PRAM4
                        PUT PRAM4 VALUE IN ACCUM.
MOV
          A M
OE4H
                        PRAM4 OUT TO OUTPUT PT.
OUT
MOV
          D, A
                        BYTE
PUSH
          D -
          A,001H
0F5H
MVI
                                 ACK
                                       ON
OUT
                          PORT
                                В
                        TURN ON DATA LINE TO CONT. PT. PULSE WSTR & DATA TO CONT. PT. TURN OFF WSTR ONL
          A,004H
0 E6H
A,005H
0 E6H
MVI
OUT
MVI
                                             DATA ON
OUT
          A,004H
0E6H
MVI
                                      WSTR ONLY
                         TO CONT. PT.
TURN OFF DATA LINE
OUT
          A,000H
MVI
OUT
                        TO CONT.
                                      PT.
                        RESTORE ACK
          A 005H
MVI
OUT
                          PORT B
```

COMMENCE VERIFICATION OF PARAMETER BYTE 4 BY READING STATUS BYTE FCR ORDY & IRDY...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

\*

\*

\*

\*

; HOST MAY SEND PRAM CALL ORDY CALL IRDY PRAM4 READY TO READ BACK

READ BACK PARAMETER BYTE 4 FOR VERIFICATION .... 

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

A,004H 0E6H IVE ;TURN ON DATA LINE TO CONT. PT. OUT A 006H MVI TO CONT. PT. OUT TURN OFF RSTR ONLY A,004H MVI 0 É6H :TO CONT. PT. OUT A,000H 0E6H TURN OFF MVI DATA PT OUT READ IN PRAM4 IN O E4H

\*

4 WITH ORIGINAL PATTERN AND SYTE 5 OR IF FAIL PRINT MSG 5. COMPARE PARAMETER BYTE CONTINUE TO PARAMETER BYTE

RECALL ORIG. PRAM COMPARE TWO VALUES FAILED? PRINT MSG. PO P D CMP D JNZ ERRMSG5 B DE DETERMINE PRAM CT. DCR JZ GOBYTE LAST PRAM



WRITE PARAMETER BYTE 5 CONTAINING NUMBER OF SECTORS TO BE PROCESSED. FOR THIS PARTICULAR CASE THIS SYSTEM WILL ONLY WRITE OR READ ONE SECTOR AT A TIME THEREFORE PRAMS=001H.....

\*

\*

\*

\*\*\*

\*

\*

\*

×

A,001H 0E4H LOAD PRAMS TO OUTPUT TURN ACK MVI PT. OUT A,001H 0E5H MVI ON PORT B OUT MVI TURN ON DATA LINE TO CONT. PT. A,004H 0E6H OUT WSTR & DATA ON TO CONT. PT. TURN OFF WSTR TO CONT. PT. TURN OFF DATA A,005H 0E6H A,004H 0E6H IVM TUO PT. WSTR ONLY PT. OUT A,000H 0E6H MVI DATA LINE TO CONT. OUT PT. RESTORE ACK A,005H 0E5H MVI OUT PORT B

\*

\*

\*

\*

COMMENCE VERIFICATION OF PARAMETER BYTE 5 BY READING STATUS BYTE....

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

CALL ORDY : HOST MAY SEND PRAM6
CALL IRDY : PRAM READY TO READ BACK

READ BACK PARAMETER BYTE 5 FOR VERIFICATION....

A . 004H TURN ON DATA LINE TO CONT. PT. MVI OUT RSTR & DATA ON TO CONT. PT. TURN OFF RSTR A,006H 0E6H MVI TÜÖ MVI A,004H 0E6H RSTR ONLY TO CONT. PT. OUT A,000H 0E6H 0E4H TURN OFF IVM TO CONT. PT. DATA LINE OUT IN

COMPARE PARAMETER BYTE 5 WITH ORIGINAL PATTERN AND CONTINUE TO PARAMETER BTYE 6 OR IF FAILED PRINT ERROR MSG 6.....

\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

ANI 001H COMPARE
CPI 001H TO ORIG, VALUE
JNZ ERRMSG6 FAIL? PRINT MSG 6



\*

\*

\*

\*

\*

\*

\*

WRITE PARAMETER BYTE 6 CONTAINING NORMAL/SPARED TRACK AND DEFFECTIVE SECTOR ADDRESS. NORMALLY NOT USED BUT MUST BE TRANSMITTED ANYWAY. CONTAINS ALL ZEROS.....

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

A,025H 0E4H A,001H 0E5H LOAD PRAM6
TO OUTPUT PT.
TURN ACK ON
PORT B MVI OUT MVI OUT TURN ON WSTR A,004H 0 E6H MVI TO CONT. PT. OUT A,005H 0E6H A,004H 0E6H MVI DATA ON TO CONT. PT. TUO TUO TO CONT.PT. TURN OFF DATA A,000H 0E6H TO CONT.PT, RESTORE ACK OUT A,005H 0E5H MVI OUT PORT B

COMMENCE VERIFICATION OF PARAMETER BYTE 6 BY READING STATUS BYTE FCR ORDY & IRDY.....

\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

\*

\*

\*

\*

CALL ORDY : HOST MAY SEND GO BYTE CALL IEDY : PRAM6 READY TO SEND BACK

READ BACK PARAMETER BYTE 6 FOR VERIFICATION ....

TURN ON DATA LINE A,004H 0E6H IVE TO CONT.PT. TURN DATA RSTR ON OUT TO CONT.PT.
TURN OFF RSTR ONLY A,006H 0E6H MVI TUO A,004H 0E6H A,000H 0E6H TO CONT.PT. TURN OFF DATA LINE OUT TO CONT.PT. OUT READ IN PRAM6 0 E4H IN

COMPARE PARAMETER BYTE 6 WITH ORIGINAL PATTERN AND CONTINUE TO GO BYTE OR IF FAIL PRINT ERROR MSG. 7...

\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

CPI 025H :CCMPARE TO 24 JNZ ERRMSG7 :FAILED? PRINT MSG.



OUTPUT GO BYTE THE COMMAND TO TO DISK CONTROLLER. BE EXECUTED AND MAY \* THE GO BYTE CAUSES CONTAIN ANY VALUE. \* AND MAY THE \* SIMPLICITY GO BYTE WILL FFH .....

\*

GOBYTE:

\* \*

\*

\*

\*

\* \*

LOAD GO BYTE TO DATA PORT TURN ACK ON A OFFH 0E4H A 001H 0E5H HVI OUT HVI PORT OUT В A . 004H 0 E6 H MVI TURN DATA PULSE ON TO CONT. PT. OUT TURN ON WSTR TO CONT.PT. TURN WSTR OFF A 005H MVI OUT A,004H 0E6H TUO TO CONT.PT. A,000H 0E6H A,005H 0E5H TURN DATA OFF TO CONT.PT. RESTORE ACK OUT HVI OUT PORT B

\*

蛇

\* ×

\*

\*

THE DECISION BOUTINE DETERMINES IF THE COMMAND WAS A READ OR WRITE. IT THEN PASSES CONTROL OVER TO THE AP PROPRIATE MODULE FOR EXECUTION ....

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

POP D A 47H MOV ČPÍ JZ WRITE RECOVER CMD. BYTE MOV CMD. TO ACCUM. TEST FOR WRITE CMI CMD.


THE READ MODULE READS THE STATUS BYTE AND DETERMINES IF DATA IS RECUSTED OR ATTENTION IS TRUE. IF SO DAPORT PUTS BYTE TO DATA BUFFER. (FOR DEMONSTRATION DATA WILL BE FRINTED TO MONITOR CRT..) SO DATA CRT..)

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

READ:

B,200H H,TABLE1 STATUS LXI LXI IS CONTROLLER BUSY? CALL A, 004H 0E6H MVI TO CONT. FT. OUT A 006H MVI & DATA TO CONT. PT. TURN RSTR OFF OUT A 004H 0E6H MVI TO CONT. PT. TURN OFF DATA OUT A 000H MVI LINE TO CONT.PT.; READ IN DATA OUT IN OE4H BYTE MO V M, A MOV D, A CALL CONOUT



```
INX
         H
DCR
JNZ
         READ
DCR
         B
JZ
         EXIT
JMP
         READ
                   :GET NEXT BYTE
```

TE MODULE READS STATUS BYTE AND DETERMINES IF REQUEST OR ATTENTION BITS ARE SET TO ONE. IF DATA FROM EUFFER AND WRITES TO DATA PORT.... THE WRITE DATA

漱

\*

\* \* ±

\*

\*

\*

\*

WRITE:

\*

\*

\*

IS CBUSY?
LOAD PGM ADD
NEXT BYTE
OUT PGM BYTE CALL LXI MOV STATUS H, PROG A. M OE 4H OUT PGM BYTE TURN ACK ON OUT A,001H 0E5H A,004H 0E6H MVI OUT PORT MVI TURN ON DATA LINE TO CONT. PT. OUT A 005H TURN WSTR & DATA ON MVI TO CONT.PT. TURN OFF WSTR ONLY OUT A,004H 0E6H MVI TO CONT.PT.
TURN OFF DATA LINE
TO CONT.PT. OUT A,000H NVI OUT RESTORE A,005H 0E5H MVI OUT PORT B ADD. NEXT BYT INR BYTE WRITE JMF

STATUS MODULE IS USED TO READ BACK TERMINAT-ION BYTE. THIS BYTE IS ACCESSED BY READING FROM THE CONTROLLER DATA PORT IN RESPONSE TO ATTN=1, USING TE MINATION PROTOCOL....

B,00CH H,TABLE CBUSY WAIT: MVI LXI WAIT1: CALL IRDY A,004H 0E6H MVI OUT A,006H 0E6H MVI OUT A,004H 0E6H A,000H 0E6H MVI OUT MVI

OUT

IN MOV IS CONTROLLER BUSY? TER. STAT. BYTE READY? TURN ON DATA LINE TO CONT.PT

TURN ON RSTR & DATA TO CONT.PT. TURN OFF RSTR ONLY

TO CONT.PT. TURN OFF DATA

TO CONT.PT. READ IN TER.STAT.BYTE

INX H DCR B EXIT JZ JMP WAIT 1 NOP

1

OE4H

M, A

NOP RST

; TO CALLING PROGRAM



\* THE CONTROLLER BUSY THE DISK CONTROLLER IS NOT BUSY CONTROL SUBRCUTINE IS USED IS BUSY (CBUSY=0). IS RETURNED TO MAIN TO DETERMINE CONTROLLER EXECUTION CONTINUES.....

CBUSY:

\*

\*

\*

\*

\*

\*

\*

PUSH PUSH PUSH

POP

POP

RET

B D H

CBUSY1:

PS W A, 00 2H OE 6H A, 00 0H OE 6H OE 4H O1 0H OT OH OT OT OH OT O PUSH OUT MVI OUT IN ANI CPI JNZ CBUSY1 POP PS W POP H

D

B

SAVE
THE CONTENTS
OF ALL
REGISTERS
RSTR ON
TO CONT. FOR
RSTR OFF
TO CONT. FT.
READ STATUS PORT TO CONT. PT.
READ STATUS WORD
DOES CBUSY=1 OR NOT GO BACK IF SO

\* \*

\*

\*\*

\*

THE OUTPUT READY SUBROUTINE IS USED TO DETERMINE DISK CONTROLLER IS READY TO RECEIVE HOST COMPUTER..... THE A WORD FROM THE

\*

\*

ORDY:

PUSH PUSH PUSH PUSH

B D H PSW SAVE THE CONTENTS OF ALL OF ALL REGISTERS RSTR ON

ORDY1:

A,002H 0E6H A,000H 0E6H MAI OUT MVI OUT 0E4H 002H 002H IN ANI CPI JNZ ORDY1 POP PSW POP H POP D POP B RET

TO CONT.PT.
RSTR OFF
TO CONT. PT.
READ STATUS
DOES ORDY=1? WORD TRUE OR FALSE? BUFFER EMPTY

READY SUBROUTINE IS TO DETERMINE THE DISK INPUT IF CONTROLLER HAS A BYTE READY TO BE INPUT TO THE HOST ...

\*

IRDY:

PUSH PUSH B D H PUSH

SAVE THE CONTENTS OF ALL



```
PUSH
                                           :REGISTERS
                             PSW
                                          TURN RSTR ON
TO CONT. PT.
TURN RSTR OFF
                             A 002H
0E6H
                MVI
IRDY1:
                OUT
                             A .000H
                MVI
                                          TO CONT. PT.
READ IN STATUS BYTE
MASK IRDY
FOR IRDY=1
                OUT
                             0E4H
001H
001H
                IN
                ANI
                CPI
JNZ
                                          FOR IRDY=1
IF NOT READY GO BACK
                             IRDV1
PSW
H
                POP
                POP
                POP
                             D
                POP
                             B
                RET
```

\* THE STATUS SUBROUTINE DETERMINES IF ATTENTION OR DATA \* REQUEST BITS ARE SET...

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*

\*

PUSH PUSH PUSH BD STATUS: H PSW PUSH RSTR ON TO CONT.PT. RSTR OFF TO CONT.FT. READ STAT. BYTE A 002H 0E6H STATUS1: MVI OUT A,000H 0E6H MVI OUT IN MOV MVI ANA CPI JZ 0 E4 H D, A H080, A LOAD MASK 080H PERFORM TEST WAIT A,020H ; IF TRUE GO TO WAIT LOAD MASK MVI ANA D STATUS1 :GO BACK CTHERWISE PÖP PSW POP H PCP D POP B RET

ERRMSG1: LXI H, ERROR1
MVI B, 35D
MOV D, M
CALL CÓNOUT
DCR B
JZ EXIT
INX H
JMP START1

ERRMSG2: LXI H, ERROR2
MVI B, 33D
START2: MOV D, M
CALL CÓNOUT
DCR
JZ EXIT
INX H
JMP START2



	ERRMSG3:	LXI	H, ERROR3
	CM1 DM2 -	MVI	B, 33D
	START3:	MOV	D.M CONOUT
		DCR	В
		JZ	EXIT
		INX	H
•		JMP	START3
	ERRMSG4:	LXI	H, ERROR4
	START4:	ROA WAI	B,33D
	JIMILY.	CALL	D.M CONOUT
		DCR	В
		JZ INX	EXIT
		JMP	START4
			024121
;	BBB#CCF.	TVT	" BDDODE
	ERRMSG5:	LXI	H, ERROR5 B, 33D
	START5:	MOV	D. M
		CALL	CONOUT
		DCR JZ	EXIT
		INX	H
		JMP	START5
;			
i	ERRMSG6:	LXI	H. ERROR6
		MVI	H, ERROR6 B, 33D
	START6:	WCA	CÓNOUT
		CALL DCR	CONOUT
		JZ	EXIT
		INX	H .
		JMP	START6
•	ERRMSG7:	LXI	H, ERROR7
	CMADM7 -	MVI	E,33D
	START7:	MOV	D.M CONOUT
		DCR	B
		JZ	EXIT
		INX JMP	H START7
:			~_ an 1
•	EDDWGGG.	T W T	" BDDODG
	ERRMSG8:	LXI	H, ERROR8 B, 34D
	START8:	MOA	D, M CONOUT
		CALL	
		DCR JZ	B EX IT
		INX	H
		JMP	ST ART8
•	EXIT:	NOP	
		NOP	
		MVI	H, COMP B, 34D
	START9:	MOV	D.M
		CALL	CONOUT
		DCR	B FINISH
		JZ INX	H
			-



#### JMP START9

;

;

;

;

;

;

;

;

;

:

\*

\*

```
0EDH
0000001E
   CONOUT:
            IN
            ANI
            CPI
JNZ
                    00000001B
                    CONOUT
            MOV
                    DECH
            OUT
            RET
   CMD:
            DB
                     OOEH
   PRAM1:
            DB
                     OOH
   PRAM2:
            DE
                     00H
   PRAM3:
            DB
                     OOH
   PRAM4:
            DB
                     OOH
   ERROR1: DB 'COMMAND BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR2: DB 'PRAM1 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR3: DB 'PRAM2 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR4: DB 'PRAM3 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR5: DB 'PRAM4 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR6: DB 'PRAM5 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR7: DB 'FRAM6 BYTE RECEIVED IN ERROR...', ODH, OAH
   ERROR8: DB 'TERMINATION STATUS BYTE ERROR...', ODH, OAH
   COMP:
            DB 'THIS COMPLETES RD/WR CMD......, ODH, OAH
              DS
DS
   TABLE:
   TABLE1:
                     512
                     00
   PROG:
               DB
THE FINISH ROUTINE PROVIDES A PRCGRAMMED RESET FOR THE DISK CONTROLLER WHICH AUTOMATICALLY INITIALIZES THE CONTROLLER AFTER EXECUTION OF EACH COMMAND...
                                                                *
***********************
                                PULSE ENABLE
ON PT. B
TURN OFF ENA
                       A 000H
   FINISH:
               MVI
               OUT
                       A 001H
0E5H
               MVI
                                           ENABLE
                                  PORT B
               OUT
               NOP
```

84

1

RST



## LIST OF REFERENCES

- 1. Tanenbaum, A.S., Computer Networks, Prentice Hall, 1981
- 2. Burton, T., 1223 Rigid Disk Drive Reference Manual, Rev. B, March, 1981



#### BIBLIOGRAPHY

Burton, T., Micropolis Installation Guidelines Manual, November 1980


Dempsey, J. A., Basic Digital Electronics with MSI Applications, Addison Wesley, 1979

Leventhal, L.A., Introduction to Microprocessors: Software, Hardware, Programming, Prentice-Hall, 1978

Intel 8080 Microcomputer Systems User's Guide, Intel Corp.,
September, 1975


Intel OEM Computers, Intel Corp., November, 1977

Intellec Hardware Reference Manual, Intel Corp., 1967



# INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Library, Code 0142		2
	Naval Postgraduate School		
	Monterey, California 93940		
2.	Department Chairman, Code 62		1
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
3.	Dr. M. L. Cotton, Code 62Cc		2
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Montrery, California 93940		
4.	Dr. Rudy Panholzer, Code 62Pz		1
	Deparment of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
5.	Dr. Uno R. Kodres, Code 52Kr		1
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
6.	LT. William H. Brown, USN		1
	386A Bergin Dr.		
	Montrery California 93940		









SPECIAL DISTRIBUTION

Thesis B823445 c.1

Brown ? 0 - 0 - 7

A design of a hard disk interface for the micropolis 1223-1.

Thesis B823445 c.1 197057

Brown
A design of a
hard disk interface
for the micropolis
1223-1.

3 2768 001 01884 9
DUDLEY KNOX LIBRARY